

# ***VDKTE***


## **Rosetta 10ADT/10ADTG**


# **LA-9869P REV 1.0 Schematic**

**AMD APU RICHLAND FP2 / FCH BOLTON-M3**

**2013-03-20 Rev 1.0**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/12	Deciphered Date	2014/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA-9869P</b>
				Date	Wednesday, March 20, 2013
				Sheet	1 of 51
				Rev	1.0





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	Power Tree
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date	Wednesday, March 20, 2013	Sheet	3 of 81	LA-9869P	

## Voltage Rails

( O MEANS ON X MEANS OFF )

power plane State	+RTCVCC	B+	VL +3VL	+5VALW +3VALW	+1.5V	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +APU_CORE +APU_CORE_NB +1.1VALW
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

## BTO Option Table

Function	APU		FCH		GPU	
description			Bolton			
explain	R1	R3	R1	R3	R1	R3
BTO			BOLTONR1@	HUDM3R3@		

Function	3D sensor	KB LED	Clock		UMA/DIS	
description		K			1G	U
explain	G-sensor	KB LED	Green Clock	No Green Clock	DIS	UMA
BTO	GSSENSOR@	KBL@	GCLK@	NOGCLK@	VGA@	UMA@

Function	Panel			
description	S	D		
explain	LVDS	eDP		
BTO	LVDS@	IEDP@		

## FCH SM Bus Address (SCL0/SDA0)

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 000X b
+3VS	DDR SO-DIMM 1	A2 H	1010 001X b
+3VS	WLAN		

## EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	Charger	12 H	0001 0010 b

## EC SM Bus2 Address

Power	Device	HEX	Address
+3VL	SB-TSI	98 H	1001 1001 b
+3VS	G-Sensor	40 H	0100 0000 b
+3VS	VGA Thermal	82H	1000 0010 b

## EC SM Bus3 Address


Power	Device	HEX	Address
+3VS	LVDS Translator	94 H	1001 0100 b

STATE	SIGNAL	SLP_S3#	SLP_S5#
Full ON		HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH
S4 (Suspend to Disk)		LOW	HIGH
S5 (Soft OFF)		LOW	LOW
G3		LOW	LOW


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9869P	Rev 1.0
				Date: Wednesday, March 20, 2013	Sheet 4 of 51

PCIE GTX\_C\_ARX\_P[0..3]  
PCIE GTX\_C\_ARX\_N[0..3]

PCIE\_ATX\_C\_GRX\_P[0..3]  
PCIE\_ATX\_C\_GRX\_N[0..3]




## FAN Control Circuit



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2013/03/20		Deciphered Date		2014/03/20		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								AMD Trinity FP2 / GFX / UMI					
								Size Custom		Document Number		Rev	
								LA-9869P				1.0	
Date:		Wednesday, March 20, 2013				Sheet		5		of 51			










100MHz (SS)  
spread spectrum)

100MHz (SS)

100MHz (Non-spread spectrum)





For ESD request and close APU

TRINITY-A8-SERIES\_BGA813  
5745R1@

Change TEST35 to pull-high  
for HDMI issue  
check list recommend mount R29 and R30 @

Asserted as an input to force the processor into the HTC-active state




For ESD request and close Q5






CRT (To FCH)

## HDMI


3.3V Tolerance



For 2132R




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	AMD Trinity FP2 Display / MISC / HDT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND IT IS TO BE KEPT IN THE FILED OF THE PROJECT TO WHICH IT RELATES. IT IS TO BE RETURNED TO THE PROJECT MANAGER UPON COMPLETION OF THE PROJECT. IT IS TO BE DESTROYED UPON THE REQUEST OF THE PROJECT MANAGER. IT IS TO BE KEPT IN THE FILED OF THE PROJECT TO WHICH IT RELATES. IT IS TO BE RETURNED TO THE PROJECT MANAGER UPON COMPLETION OF THE PROJECT. IT IS TO BE DESTROYED UPON THE REQUEST OF THE PROJECT MANAGER.				Document Number	Rev
				LA-8696P	1.0
Date: Wednesday, March 20, 2013				Sheet	7 of 51







SB-TSI




Panel PWM



eDP Panel ENVDD









eDP Panel ENBKL



Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	AMD Trinity FP2 Singal Level Shifter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9869P
Date: Wednesday, March 20, 2013				Sheet	9 of 51

# DDR3 SO-DIMM A Reverse Type

- DDR\_A\_DQS[0..7]
- DDR\_A\_DQS#[0..7]
- DDR\_A\_DQ[0..63]
- DDR\_A\_MA[0..15]
- DDR\_A\_DM[0..7]





Layout Note:  
Place near JDDR3H


Layout Note:  
Place near JDDR3H.203 and 204

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/03/20				Title			
Deciphered Date				2014/03/20				Document Number			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				LA-9869P			
Date: Wednesday, March 20, 2013				Sheet 10 of 51				Rev 1.0			

# DDR3 SO-DIMM B Reverse Type







MLPS				
MLPS Bit	Strap Name	Legacy	Description	Settings
PS_0[1]	ROM_CONFIG[0]	GPIO[13:11]	If BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size. Refer to current databooks for details.	001
PS_0[2]	ROM_CONFIG[1]			
PS_0[3]	ROM_CONFIG[2]			
PS_0[4]	N/A	GENLK_VSYNCR	Reserved for internal use only. Must be 1 at reset.	1
PS_1[1]	STRAP_RIF-GEN3_EN_A	GPIO_2	Re-defined strap to indicate PCIe GEN3 capability. 1 = PCIe GEN3 supported. 0 = PCIe GEN3 not supported.	0
PS_1[2]	STRAP_RIF-CLK_PM_EN	GPIO_8	Re-defined strap to indicate PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQ#). 0 = The CLKREQ# power management capability is disabled 1 = The CLKREQ# power management capability is enabled	0
PS_1[3]	N/A	GENLK_CLK	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	TX_PWRS_ENB	GPIO_0	Transmitter (Tx) power savings enable. 0 = 50% Tx output swing. 1 = Full Tx output swing.	1
PS_1[5]	TX_DEEMPH_EN	GPIO_1	PCI EXPRESS transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	1
PS_2[1]	N/A	N/A	Reserved.	0
PS_2[2]	N/A	N/A	Reserved.	0
PS_2[3]	BIOS_ROM_EN	GPIO_22	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	0
PS_2[4]	RIF_VDA_DIS	GPIO_9	VGA disable determines whether or not the card will be recognized as the system's VGA controller. 0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller.	0
PS_2[5]	N/A	N/A	Reserved.	0
PS_3[1]	BOARD_CONFIG[0]	N/A	Board configuration related strapping (such as memory ID).	Base on VRAM ID
PS_3[2]	BOARD_CONFIG[1]			
PS_3[3]	BOARD_CONFIG[2]			
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]	N/A	Together with PS_0[5] form the three-bit strap option to indicate the number of audio-capable display outputs. In a given ASIC there are as many endpoints as there are digital display outputs, though not all outputs are audio capable. 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.	111
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]			
PS_3[5]	AUD_PORT_CONN_PINSTRAP[2]			

For MEMCLK 1GHz	brand	Description	Comment	PS_3[3:1]	R_pu (ohm)	R_pd (ohm)
gDDR3-2Gbit	skhynix	H5TQ2G63DPR-N0C	1.5V/1GHz	000	NC	4750
	Samsumg	K4W201646E-BC1A	1.5V/1GHz	111	4750	NC

For MEMCLK 900MHz	brand	Description	Comment	PS_3[3:1]	R_pu (ohm)	R_pd (ohm)
gDDR3-2Gbit	skhynix	H5TQ2G63DPR-11C	1.5V/900MHz	000	NC	4750
	Micron	MT41K128M16JT-1070:K	1.35V-1.5V/900MHz	001	8450	2000
	Samsumg	K4W201646E-MC11	1.5V/900MHz	111	4750	NC

MLPS Strap						
PS_0[5:1]	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd	
PS_0[5:1]	11	001	NC	8.45K	2K	
PS_1[5:1]	11	001	NC	8.45K	2K	
PS_2[5:1]	00	000	880 nF	NC	475K	
PS_3[5:1]	11	XXX	NC	X	X	

Mapping to VRAM type please refer to page 6

TSVDD MarsCRB Design

TSVDD 120ohm 1 1

0.1u 1 1

1u 1 1

10u 1 1

Security Classification

2013/03/20

Deciphered Date

2014/03/20

Compal Secret Data

Compal Electronics, Inc.

Main\_MSIC

LA-9869P


Wednesday, March 26, 2013

Sheet 13 of 81


MPLL_PVDD	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1

SPLL_PVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1


SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1



### +1.5V to +1.5VGS





### +3VS to +3VGS






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9869P
				Rev 1.0
				Date: Wednesday, March 20, 2013
				Sheet 14 of 51





+MVRFB SB



R<sub>pu</sub> & R<sub>pd</sub> resistor:  
0402 1% resistors are required.



Place all these components close to GPU (Within 25mm)  
and keep all component close to each other


GPU Type	Memory Bus Width	VRAM Vendor	Compal P/N	Manufacturer P/N	X76 P/N	Size per part	Configuration	Total Memory Size/Qty	PS_3[3]	PS_3[2]	PS_3[1]	R <sub>pu</sub>	R <sub>pd</sub>
SUN PRO-M2	64bit	Hynix	SA00003YOG0	H5TQ2G63DFR-11C	X7648051L01	2Gbit	128M*16	1GB/4pcs	0	0	0	RV20 NC	RV27 4.75K
SUN PRO-M2	64bit	Hynix	SA000065320	H5TQ2G63DFR-N0C	X7648051L02	2Gbit	128M*16	1GB/4pcs	0	1	0	RV20 4.53K	RV27 2K
SUN PRO-M2	64bit	Micron	SA00005XB10	MT41K128M16JT-107G.K	X7648051L03	2Gbit	128M*16	1GB/4pcs	0	0	1	RV20 8.45K	RV27 2K
SUN PRO-M2	64bit	Samsung	SA00005SH40	K4W2G1646E-BC11	X7648051L04	2Gbit	128M*16	1GB/4pcs	1	1	1	RV20 4.75K	RV27 NC
SUN PRO-M2	64bit	Samsung	SA000068U20	K4W2G1646E-BC1A	X7648051L05	2Gbit	128M*16	1GB/4pcs	1	1	0	RV20 3.4K	RV27 10K













Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	PWR_GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9869P	Rev 1.0
				Custom		
Date: Wednesday, March 20, 2013				Sheet	17	of 51


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	VRAM Channel B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev 1.0
				LA-9869P		
Date: Wednesday, March 20, 2013				Sheet 18	of 51	



SWR / LDO Mode select		
	LDO	SWR
2132R	RT24	
※ If use 2132R, please select LDO mode as default.		




## LCD POWER CIRCUIT (For eDP panel only)



## Mode Configure

ROM only mode : PIN 30 4.7k pull low, Pin 31 4.7k pull high.  
 ※EP mode : PIN 30 4.7k pull high, Pin 31 4.7k pull low.  
 EEPROM : PIN 30 4.7k pull high, Pin 31 4.7k pull high.  
 < ※Default mode >






	PIN15
2132S	TL_ENVDD
2132R	+LCD_VDD *
* Version R internal Power Switch, can output 1A, Rds(on)=0.2 ohm	


PIN16	Accept voltage input (high level)
2132S	3.3V
2132R	1.5~3.3V
* Version R has internal level shifter, remove level shifter circuit on AMD platform	

Different between 2132S and 2132R	
2132S	2132R
1. Support SWR mode	1. Support LDO mode and SWR mode 2. Internal ROM 3. Support LCD_VDD(internal Power switch) 4. Integrates Level shifter




### For LVDS 1ch Panel






### For eDP Panel





Reserve for eDP panel potience issue









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title <b>LVDS</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cusom	<b>LA-9869P</b>	1.0
				Date:	Wednesday, March 20, 2013	Sheet 20 of 51



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT	
Size	Document Number			Rev	
	LA-9869P			1.0	
Date	Wednesday, March 20, 2013			Sheet	21 of 51




Change R184 and R185 from 2K to 4.7K  
for HDMI detect issue on Comal




## HDMI POWER CIRCUIT


VIN = 5V, IOUT = 0.5A, RDS(ON) TYP=95m ; MAX=115m  
Current Limit: TYP=0.8A ; MAX=1A






HDMI Royalty ZZZ HDMI45@  
R00000003HM  
HDMI W/Logo + HDCP  
HDMI W/O Logo: R00000001HM  
HDMI W/Logo: R00000002HM  
HDMI W/Logo + HDCP: R00000003HM





## HDMI Connector



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
				HDMI Conn./CEC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date	Wednesday, March 20, 2013
				Sheet	22 of 51





Function	GPIO30	GPIO31
PowerXpress	0	0
Reserved	0	1
Discrete	1	0
UMA	1	1



DMA active. The FCH drives the DMA\_ACTIVE# to APU to notify DMA activity. This will cause the APU to reestablish the UMI link quicker.

APU\_PG/APU\_RST#/LDT\_STP# : OD pin  
DMA\_ACTIVE# : IN/OD, 0.8V threshold  
PROCHOT# : IN, 0.8V threshold  
LDT\_STP : No use, NC










STRAP PINS



	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	ENABLE DEBUG STRAP	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM (INTERNAL 10K PULL-UP)	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	DISABLE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU-UP FOR PCI\_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	Hudson-M3-POWER/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Revision	Document Number	Rev 1.0
					LA-9869P	
C	I	D		Date:	Wednesday, March 20, 2013	Sheet 27 of 51


SATA HDD Conn.



SATA ODD Conn



Slot 1 Half PCIe Mini Card-WLAN




WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_ON	H	L

BT\_ON



For isolate BT\_CTRL and Compal Debug Card.

Green Clock Generator




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	PCle-WLAN/GCLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9869P	1.0
				Date: Wednesday, March 20, 2013	Sheet 29 of 51

## Left USB 2.0 x 1



## For LAN function






+3V\_LAN rising time (10%~90%) need > 1ms and <100ms.

LAN	WOL	LAN_EN		ISOLATEB	
		S0	Sx	S0	Sx
0	0	0	0	1	1
0	1	0	0	1	1
1	0	1	1	1	1
1	1	1	1	1	0*

\*  
S3: after SUSP# assert low over 100ms  
S4/S5: after SYSON assert low over 100ms

# USB Sleep & Charge

State table for MAX14641			
CB0	CB1	Mode	STATUS
0	0	AM2	2A auto-detection charger mode for Apple device. Resistor dividers are connected to DP/DM. Including DCP
0	1	AP1	Forced 1A charger mode for Apple devices. Resistor dividers are connected to DP/DM.
1	0	PM	USB pass-through mode. DP/DM are connected to TDP/TDM
1	1	CM	USB pass-through mode with CDP emulation. Auto connects DP/DM to TDP/TDM depending on CDP detection status.









SPK CONN.

SPK_DET0	Non-Harman detection	
	0	ONKYO
	1	Non-Brand


Please check SPK\_DET pull high 10K to +3VS



HeadPhone/LINE Out JACK



Ext.MIC/LINE IN JACK




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	CR & Audio Conn.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9869P	
				Date:	Wednesday, March 20, 2013
				Sheet	33 of 51
				Rev	1.0







Battery Reset




Keyboard LED



NEW KEYBOARD CONN.




G-SENSOR




LED

BATT CHARGE(Blink) /FULL LED





POWER LED(Blink)




WLAN LED




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		LA-9869P		1.0	
		Date: Wednesday, March 20, 2013		Sheet 36 of 51	




## Screw Hole





## Touchpad Connector





## PCB Fedical Mark PAD



## ISPD





## Lid SW




Security Classification		Compal Secret Data		Title	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-9869P	
Date: Wednesday, March 20, 2013				Sheet	37 of 51


+5VALW TO +5VS  
+3VALW TO +3VS  
Load switch





+1.1VALW to +1.1VS




+5VS TO +5VS\_ODD



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9869P
				Rev
				1.0
				Date: Wednesday, March 20, 2013
				Sheet 38 of 51




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2013/03/20	Deciphered Date	2014/03/20		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					DCIN/PRECHARGE	
					Document Number	Rev
					Custom	1.0
					LA-9869P	
Date:		Sheet 39 of 51				




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	BATTERY CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9869P
				Date:	
				Sheet	40 of 51




\_\_\_\_\_



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	<b>CHARGER</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Sheet 41 of 51



Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2013/03/20		Deciphered Date		2014/03/20		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								3VALW/5VALW		
								Size	Document Number	Rev
								Custom		1.0
								Date:	Sheet	A2




1.5V  
Peak Current 12A  
OCP current 13.34A  
FSW=300kHz  
DCR 8.3 ~ 10mohm  
TYP MAX  
H/S Rds(on) : 27mohm , 34mohm  
L/S Rds(on) : 10.8mohm , 13.6mohm

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	1.5VP/0.75VSP/1.8VSP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	LA-9869P	1.0	
Date:		Sheet	43	of	51		



# 1.8V controller (35.15), Support component (35.16)



1.8V  
Peak Current 0.5A  
OCP current 3.5A  
FSW=800kHz

H/S Rds(on) :100mohm ,  
L/S Rds(on) :80mohm ,

# 1.1V controller (35.27), Support component (35.28)




1.1V  
Peak Current 5.3A  
OCP current 12A  
FSW=800kHz

H/S Rds(on) :22mohm ,  
L/S Rds(on) :11mohm ,

The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VALWP	
				Size	Rev
				Custom	1.0
				LA-9869P	
				Date:	Wednesday, March 20, 2013
				Sheet	44 of 51


1.2V controller (35.7), Support component (35.8)



1.2V  
Peak Current 7A  
OCP current 12A  
FSW=800kHz


H/S Rds(on) : 22mohm ,  
L/S Rds(on) : 11mohm ,

2.5V controller (35.13), Support component (35.14)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title <b>+1.2VSP/+2.5VSP</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA-9869P</b>
				Date Wednesday, March 20, 2013	Sheet 45 of 51
				Rev 1.0	


EMI Part (47.1) PL501 EMI®





# VGA controller (43.1),Driver (43.2) Support component (43.3)

EMI Part (47.1)

+VGA\_CORE  
TDC 21A  
EDC 31.5A  
OCP current 40A  
FSW=300kHz  
DCR 1.4m ohm +-5%  
TYP MAX  
H/S Rds(on) :11.7mohm , 14.5mohm  
L/S Rds(on) :3.8mohm , 4.8mohm






0.95V controller (35.11), Support component (35.12)



0.95v  
Peak Current 4A  
OCP current 16A  
FSW=800kHz  
  
H/S Rds(on) :22mohm ,  
L/S Rds(on) :11mohm ,

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	+1.5VPCIE/0.935V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9869P	Rev 1.0
				Date:	Wednesday, March 20, 2013
				Sheet	48 of 51





Richland	330uF*9m	22uF	0.01u	0.22uF	180P
VDD	4	1.5	5	4	4
VDD_NB	1	4		2	3

VGA	560u x1	10u x 4	1u x30
-----	---------	---------	--------

VGA\_Core output CAP (Including MLCC 43.9)

Item	Reason for change	PG#	Modify List	Date	Phase
------	-------------------	-----	-------------	------	-------

Item	Time (When)	Page (Where)	Location / Discription ( How / What)	Request (Who)
1	EVT-2012/11/28	P39-PWR-BATTERY CONN / OTP	change PF2 vander for cost down plane	PWR
2	EVT-2012/11/28	P41-PWR-+3VALW/5VALW	change PR337 235K to 210K & PR5357 156k to 174k	PWR
3	EVT-2012/11/28	P41-PWR-+3VALW/5VALW	Delate PC351 add PC353 150u D2 cap	PWR
4	EVT-2012/11/28	P43-PWR_+1.8VSGP/+1.1VALWP	change PC157 220u H=4.5mm to 330u D2 cap H=2mm	PWR
5	EVT-2012/11/28	P43-PWR_+1.8VSGP/+1.1VALWP	change PR158 16.2K to 17.4K	PWR
6	EVT-2012/11/28	P50-PWR-CPU_CORE	change the PC1101 560u to 330u	PWR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/03/20	Deciphered Date	2014/03/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	Document Number
				Custom	VCUAA
Date: Wednesday, March 20, 2013				Sheet	50 of 51
				Rev	1.0

HW PIR (Product Improve Record)

VDKTE LA-9869P SCHEMATIC CHANGE LIST  
REVISION CHANGE: 0.2  
GERBER-OUT DATE: 2012/12/25

Item	Page	Date	Request	Solution
1)	21	2012/12/04a	For CRT undershoot issue	Add R66 & R67 for CRT issue.
2)	14	2012/12/04a	For VGA_CORE display	unomunt CR103.
3)	22	2012/12/13a	For EMI request	Change L8/L9/L10/L11 part number for EMI requesrt.
4)	34	2012/12/13a	For change EC PIN	Change 1.1VFWR_EN from pin 71 to pin 127 and USB_EN#0 from pin84 to pin 23.
5)	19	2012/12/14a	For LVDS translator	Delete all of RTD2132S components.
6)	31	2012/12/14a	For S&C port wake	Add CHG_PWR_GATE# on U15 pin 1 and connect to EC pin82.
7)	24	2012/12/17a	For leakage with PXS_PWREN	Change Power rail from +3VALW_FCH to +3VALW on R216 pin1
8)	07	2012/12/22a	For leakge	Delete R47, D18.
9)	24	2012/12/22a	For NV suggestion	Add R283 & Q30.
10)	34	2012/12/25a	For S&C port wake	Add RB25.

VDKTE LA-9869P SCHEMATIC CHANGE LIST  
REVISION CHANGE: 0.3  
GERBER-OUT DATE: 2013/02/04

Item	Page	Date	Request	Solution
1)	24	2013/01/21a	For AMD suggestion	Update R288/R289 from 10K to 2.2K.
2)	22	2013/01/21a	For HDMILEAKAGE issue	Change R571 to +3VS power rail.
3)	34	2013/01/21a	For Audio noise	Add EC_MUTE_INT (GPIO5D) and add RB38(0 ohm) and RB37 (4.7K PD)
4)	20	2013/01/21a	For layout routing	SWAP L56.
5)	20	2013/01/21a	For EMI request	Add R155/156.
6)	13	2013/01/28a	For Safety	Add GPU_DOWN# connect to EC.
7)	25	2013/01/29a	For EMI request	Add C508(10P)/R118(0 ohm) with FCH_SPI_CLK_R.
8)	33	2013/01/30a	For ESD request	Reserve D27~D30 on SPK.
9)	07	2013/01/30a	For ESD request	Reserve D31 on APU_PROCHOT#.
10)	20	2013/01/30a	For ESD request	Add D32 on Int mic clk/data and USB.
11)	34	2013/01/30a	For ESD request	Reserve DB2 on H_PROCHOT_EC.
12)	36	2013/01/31a	For move JTP	SWAP JTP
13)	24	2013/02/01a	For ESD request	Add 1000p C505 on FCH_PWRGD.
14)	34	2013/02/01a	For ESD request	Add 1000p CB17 on FCH_PWRGD.
15)	34	2013/02/04a	For PWR	Add GPIO pin 99 of EC for power.

[www.s-manuals.com](http://www.s-manuals.com)